MD-07 · Chapter 11 · Measurement, Debug & Failure Analysis
Rare port failure at end-of-line test
A small fraction of boards fail Ethernet link at end-of-line test, while the rest pass with good margin. How do you debug it?
| Level | ●●● onsite design / senior |
| Track | General board |
| Really testing | Failure analysis method at volume. |
Full worked answer: in the book, page 276 — what to say first, how to explain it, the numbers worth quoting and the follow-ups. About the book →
Going deeper
Extra explanation that is not in the book: worked numbers, where people go wrong, and how to say it in the room.
Going deeper for this question is coming.
Errata
No corrections known for this question. All errata
Ask about this question
Stuck on a step, or think something is wrong? Send it with MD-07 in the subject. Good questions get answered on this page, and corrections go into the next printing.
Related
← MD-06 Bringing up a new boardMD-08 Failure-analysis toolchain →